Community Discussion

Welcome to NXP Community

Please first check if the answer to your question is already existing by typing in your keyword into the community search bar below. The search will show keyword related results in the forum but also in the FAQ section. If you do not find an answer to your question, you can use the same search bar to submit your question through the "Post Your Question" button. Please note you need to sign in to actively join the community discussion by submitting new questions or discussing with other community members.

If you can’t find the answer to your question, neither in the forum, nor in the FAQ section, or in case your question is very complex or confidential, you can use the “contact” form to describe your issue in detail. Our Tech Support team will take care that your issue will be handled by an expert for your particular topic.

Ask Search:
Daniel VonaDaniel Vona 
Besdies the Posted PTN3460 Datasheet and the UM10492, are there any more expanded specs or user's manuals for this product?

Best Answer chosen by Daniel Vona
NikkieNikkie (NXP Semiconductors) 
Please check this:
CuongCuong (NXP Semiconductors Singapore Pte Ltd)  
Can you please provide me a link?
Best Answer chosen by Cuong (NXP Semiconductors Singapore Pte Ltd) 
CuongCuong (NXP Semiconductors Singapore Pte Ltd) 
this is the link for LPC1100 portfolio ...
Zang JasinZang Jasin 
Where could i download or consult the datasheet of the product:TDF8544TH.Wait for your answer.
Best Answer chosen by Zang Jasin
CephasCephas (NXP Semiconductors) 
Please submit your details via our notification system on the product information page at "" We will notify you when the datasheet is available. 
Conor OConor O 
In all the level shifting datasheets for LVC8T245, LVC1T45 etc, the datasheets talk about suspend mode: "when either VCC(A) or VCC(B) are at GND level, both A port and B port are in the high-impedance OFF-state". The TI datasheets are similar.

So let's say DIR is tied to GND (so B->A), Vcc(A) is at 3V3, and Vcc(B) along with the B inputs are all disconnected (they could form part of an input cable connector). Thus all the B inputs are floating. In this case all the ports should be high impedence and there should be no issues with floating. Is this correct?

I ask because the TI versions of this chip's datasheet say the inputs are always active and can't be allowed to float. Which is why I'm using the NXP versions!
Best Answer chosen by Conor O
NikkieNikkie (NXP Semiconductors) 
Once Vcc(B) is at ground level, all ports will be high impedence, no issue with floating